

Features

- ISO 11898-2:2016 and SAE J2284-1 to SAE J2284-5 compliant for 2Mbps and 5Mbps CAN FD
- Fault voltage up to ±42V for bus pins
- Integrated ESD and Surge <u>Transient Voltage</u> <u>Suppressor</u> (TVS) for bus pins
- TVS protection Immunities for bus terminals ±8kV IEC 61000-4-2, Contact Discharge ±10kV IEC 61000-4-2, Air Discharge ±80V IEC 61000-4-5, Surge (8/20μs, 2Ω)
- HBM ±5kV ESD protection for all pins
- HBM ±8kV ESD protection for bus pins
- MM ±400V ESD protection for all pins
- High CDM protection up to ±800V for all pins
- Latch up immunity up to ±400mA for all pins
- High IEC 61000-4-4 Electrical Fast Transient (EFT) coupling immunity for bus pins under communication
- Capability to withstand ISO7637-2 standard pulses 1, 2a, 3a, and 3b
- Capability for both low ElectroMagnetic Emission (EME) and high ElectroMagnetic Immunity (EMI)
- VIO input allows for direct interfacing with 1.8V to 5V microcontrollers
- Ideal passive behavior to CAN bus with supply power off
- Transmit Data (TXD) dominant time-out function
- Undervoltage detection on the pins of V_{CC} and V_{IO} power
- Current-limitation and thermal shutdown for the driver design
- AEC-Q100 qualified

Applications

- Automotive Electronics
- Industrial Control and Instrumentation Networks
- Motor Control
- Battery Control


Description

AZKN9145P is a ±8kV IEC 61000-4-2 protected Controller Area Network (CAN) transceiver IC. It serves as an interface between a CAN protocol controller (MCU) and the physical two-wire CAN bus. This device operates at 5V power supply and is fully compliant with ISO 11898-2:2016 standard for CAN FD application. The data rate of both driver and receiver is up to 5Mbps to support the high-speed application of the CAN FD.

AZKN9145P has the capabilities of both the ±40V common mode range of the receiver and the low EME of the transmitter, which has been patented as the Amazing's intellectual property. Moreover, the whole-chip design of the AZKN9145P can sustain high EFT coupling under communication.

AZKN9145P is a robust CAN transceiver, which features ±42V fault protection to sustain the DC short voltage on the bus pins. Moreover, AZKN9145P has ±80V surge protection immunity to avoid the possible damage from the EOS events. In addition, the whole-chip ESD protection immunity of AZKN9145P can sustain HBM ±5kV, MM ±400V and CDM ±800V, which is satisfied with the AEC-Q100 specifications to overcome the ESD zapping under the worst manufacture environment.

Functional Block of AZKN9145P





Thermal Characteristics

| PARAMETER | SYMBOL | Conditions | Value | UNIT |
|---|------------------|------------------------------------|-------|------|
| Thermal resistance from virtual junction to | $\theta_{JA}^{}$ | P _H =70mW under the air | 90.97 | °C/W |
| ambient | | flow rate = 0 (m/s) in the | | |
| ambient | | ambient temperature [2] | | |

^[1] The thermal resistance between virtual junction and ambient is $\theta_{JA} = (T_J - T_{AMB})/P_H$, where T_J is the virtual junction temperature and T_{AMB} is the ambient temperature under the power dissipation of P_H .

Absolute Maximum Ratings ¹¹

| PARAMETER | SYMBOL | MIN | MAX | UNIT |
|---|---------------------------|------|-----|------|
| DC voltage on CANH, CANL | $V_{CANH,}V_{CANL}$ | -42 | 42 | V |
| DC voltage between pin CANH and pin CANL | V _(CANH-CANL) | -50 | 50 | V |
| DC voltage on all other pins | V _X | -0.3 | 7 | V |
| Transient voltage on pins CANH and CANL For ISO 7637-2 pulse 1 | V _{trt1} | -100 | - | V |
| Transient voltage on pins CANH and CANL For ISO 7637-2 pulse 2a [2] | V _{trt2a} | - | 75 | |
| Transient voltage on pins CANH and CANL For ISO 7637-2 pulse 3a [2] | V _{trt3a} | -150 | - | V |
| Transient voltage on pins CANH and CANL For ISO 7637-2 pulse 3b | V _{trt3b} | - | 100 | V |
| System-level ESD (IEC 61000-4-2, Contact Discharge) at pins CANH, CANL | V _{ESD(contact)} | -8 | 8 | kV |
| System-level ESD (IEC 61000-4-2, Air-Gap Discharge) at pins CANH, CANL | V _{ESD(air)} | -10 | 10 | kV |
| Surge (IEC 61000-4-5) at pins CANH, CANL [3] | V_{SURGE} | -80 | 80 | V |
| HBM ESD (<u>H</u> uman <u>B</u> ody <u>M</u> odel; 100pF; 1.5kΩ) at any pins | V_{HBM} | -5 | 5 | kV |
| HBM ESD (<u>H</u> uman <u>B</u> ody <u>M</u> ode; 100pF; 1.5kΩ) at pins CANH, CANL | V_{HBM} | -8 | 8 | kV |
| MM ESD (<u>M</u> achine <u>M</u> odel; 200pF) at any pins | V_{MM} | -400 | 400 | V |
| CDM ESD (<u>C</u> harged <u>D</u> evice <u>M</u> odel; field induced charge) at any pins | V _{CDM} | -800 | 800 | V |
| Virtual junction temperature | T _J | -40 | 150 | °C |
| Storage temperature | T _{STO} | -55 | 150 | °C |

^[1] Stresses listed above may cause permanent damage to the device under "Maximum Ratings". This is a stress rating only and functional operation of the device at those or other conditions above those indicated in the operational listings of this specification are not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

^[2] According to JEDEC JESD51-2 and JESD51-7 at natural convection on 2s2p board with two inner copper layers (Power/Ground thickness: 35um; Signal thickness: 70um).

^[2] Verified by thirty-party to ensure both CANH and CANL can withstand ISO 7637-2 automotive transient test pulses 1, 2a, 3a and 3b. The DUT is evaluated by the DCC method with coupling capacitance of 1nF connected between the pulse source and the cable of CANH and CANL respectively, which is shown in Figure 4.

^[3] Applied surge source voltage: tp =8/20 μ s, 2 Ω source impedance.

^[4] Verified by thirty-party referred to AEC-Q100-002

^[5] Verified by thirty-party referred to AEC-Q100-003

^[6] Verified by thirty-party referred to AEC-Q100-011



DC Electrical Characteristics

 $(V_{CC}=4.75V$ to 5.25V; $V_{IO}=1.7V$ to 5.25V; $T_{AMB}=$ -40°C to +125°C; $R_L=60\Omega$ unless otherwise noted. Typical values are at $V_{CC}=5V;$ $V_{IO}=3.3V$ and $T_{AMB}=25^{\circ}C)$

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNIT |
|---|-------------------------|--|--------------------|-----|--------------------|----------|
| Internal Supply : V _{CC} | | | | | • | |
| Supply voltage | V _{CC} | | 4.75 | - | 5.25 | V |
| Undervoltage detection voltage on pin V _{CC} | V _{uvd(VCC)} | | 3.5 | 4.0 | 4.5 | V |
| | | Silent mode | | | | |
| | | V _S =V _{IO} | 0.1 | 1.5 | 2.5 | mA |
| | | Normal Mode | | | | |
| Completerment | 1. | Recessive; V _{TXD} =V _{IO} | 2.5 | 5 | 12 | mA |
| Supply current | I _{CC} | Dominant; V _{TXD} =0 V | 20 | 40 | 70 | mΑ |
| | | Dominant; V_{TXD} =0 V; Short circuit on bus lines; -3V < $(V_{CANH}$ = V_{CANL}) < +18 V | 2.5 | 90 | 120 | mA |
| Internal Supply : V _{IO} | | | | | | |
| Supply voltage on pin V _{IO} | V _{IO} | | 1.7 | - | 5.25 | V |
| Undervoltage detection voltage on pin V _{IO} | V _{uvd(VIO)} | | - | 1.4 | - | V |
| | I _{IO} | Normal mode/ Silent mode | | | | |
| Supply current on pin V _{IO} | | Recessive; V _{TXD} =V _{IO} | - | 5 | 20 | μA |
| | | Dominant; V _{TXD} =0V | - | 120 | 350 | μA |
| Bus lines : CANH and CAI | NL . | | | | | |
| | | Normal Mode; V_{TXD} =0V; $t < t_{to(dom)TXD}$ | | | | |
| Dominant output voltage | $V_{O(dom)}$ | pin CANH; R _L = 50Ω to 65Ω | 2.75 | 3.5 | 4.5 | V |
| | | pin CANL; $R_L = 50\Omega$ to 65Ω | 0.5 | 1.5 | 2.25 | V |
| Transmitter dominant voltage symmetry | $V_{\text{dom(TX)sym}}$ | V _{dom(TX)sym} =VCC-V _{CANH} -V _{CANL} | -400 | 1 | +400 | mV |
| Transmitter voltage symmetry | V _{TXsym} | $V_{TXsym}=V_{CANH}+V_{CANL};$ [2] $f_{TXD}=250KHz, 1MHz and$ 2.5MHz; $C_{SPLIT}=4.7nF$ | 0.9V _{CC} | - | 1.1V _{CC} | |
| | | Normal Mode; V_{TXD} =0 V ; $t < t_{to(dom)TXD}$ | | | | |
| Bus differential output | | $R_L = 45\Omega$ to 65Ω | 1.5 | - | 3 | V |
| | $V_{O(dif)bus}$ | $R_L = 45\Omega$ to 70Ω | 1.4 | - | 3.3 | V |
| voltage | | $R_L = 2240\Omega$ | 1.5 | - | 5 | V |
| | | recessive; no load | | | | |
| | | Normal mode; V _{TXD} =V _{IO} | -50 | - | +50 | mV |



| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNIT |
|--------------------------------|-------------------------|---|--------------------|--------------------|----------------------|------|
| Pagassiya autaut valtaga | \/ | Normal/Silent mode; | 2 | 0.5\/ | 3 | V |
| Recessive output voltage | V _{O(rec)} | $V_{TXD} = V_{IO}$; no load | 2 | 0.5V _{CC} | 3 | V |
| Differential receiver | V | Normal/Silent mode; | 0.5 | 0.7 | 0.9 | V |
| threshold voltage | $V_{th(RX)dif}$ | $V_{CM(CAN)} = -40V \text{ to } +40V^{[1]}$ | 0.5 | 0.7 | 0.9 | V |
| Receiver recessive voltage | $V_{rec(RX)}$ | Normal/Silent mode; | -4 | _ | 0.5 | V |
| Treceiver recessive voltage | v rec(RX) | $V_{CM(CAN)} = -40V \text{ to } +40V^{[1]}$ | | _ | 0.5 | V |
| Receiver dominant voltage | $V_{dom(RX)}$ | Normal/Silent mode; | 0.9 | _ | 9.0 | V |
| _ | ▼ dom(RX) | $V_{CM(CAN)} = -40V \text{ to } +40V^{[1]}$ | 0.0 | | 0.0 | • |
| Differential receiver | V _{hys(RX)dif} | Normal/Silent mode; | | 100 | | mV |
| hysteresis voltage | • flys(RA)dii | $V_{CM(CAN)} = -40V \text{ to } +40V^{[1]}$ | | | | |
| | | Normal Mode; V _{TXD} =0V; | | | | |
| | | $t < t_{to(dom)TXD}$; $V_{CC}=5V$ | | ı ı | | 1 |
| Dominant short-circuit | I _{O(SC)dom} | Pin CANH; | -115 | -70 | | mA |
| output current | -O(3C)doiii | $V_{CANH} = -15V \text{ to } 40V$ | | . • | | |
| | | Pin CANL; | | 65 | 115 | mA |
| | | $V_{CANL} = -15V \text{ to } 40V$ | | | | |
| Recessive short-circuit | I _{O(SC)rec} | Normal mode; V _{TXD} =V _{IO} | -5 | - | +5 | mA |
| output current | 0(00)100 | $V_{CANH} = V_{CANL} = -27V \text{ to } +32V$ | | | | |
| | | $V_{CC} = V_{IO} = 0V$ or | | | | |
| Leakage current | I _L | V _{CC} =V _{IO} =shorted to ground | -5 | _ | +5 | μΑ |
| | | via 47 kΩ; | | | | |
| | | V _{CANH} =V _{CANL} =5V | | | | |
| Input resistance | R _i | -2V≦V _{CANH} ≦+7V; | 9 | 15 | 28 | kΩ |
| | | -2V ≦ V _{CANL} ≦ +7V | | | | |
| Input resistance deviation | ΔR_i | $0V \le V_{CANH} \le +5V;$ | -1 | - | +1 | % |
| | | $00 \ge 0$ CANL $\ge +50$ | | | | |
| Differential input resistance | R _{i(dif)} | $-2V \le V_{CANH} \le +7V;$ | 19 | 30 | 52 | kΩ |
| Common mode innut | | -2V≦ V _{CANL} ≦+7V | | | | |
| Common-mode input | C _{i(cm)} | [2] | - | - | 20 | рF |
| capacitance | | | | | | |
| Differential input capacitance | $C_{i(dif)}$ | [2] | - | - | 10 | pF |
| Mode control input : S | | | | | | |
| High-level input voltage | V _{IH} | | 0.7V _{IO} | _ | V _{IO} +0.3 | V |
| Low-level input voltage | VIH | | -0.3 | - | +0.3V _{IO} | V |
| High-level input current | | V _S =V _{IO} | 1 | 4.7 | 15 | |
| Low-level input current | I _{IH} | $V_S=V_{10}$ $V_S=0V$ | -1 | 0 | +1 | μΑ |
| Transmit data input : TXD | I _{IL} | VS-0V | 1 | U | Τ1 | μA |
| High-level input voltage | V _{IH} | | 0.7V _{IO} | - | V _{IO} +0.3 | V |
| Low-level input voltage | | | -0.3 | | | V |
| High-level input current | V _{IL} | \/\/ | -0.3 -5 | - | +0.3V _{IO} | |
| Low-level input current | I _{IH} | $V_{TXD}=V_{IO}$ $V_{TXD}=0V$ | -260 | - -120 | -30 | μΑ |
| • | I _{IL} | V _{TXD} =UV [2] | | | | μA |
| Input capacitance | C _i | | - | 5 | 10 | pF |



| PARAMETER | SYMBOL | SYMBOL CONDITIONS | | | MAX | UNIT |
|---------------------------|--------------------|---|---|-----|-----|------|
| Receive data output : RXD | | | | | | |
| High-level output current | I _{OH} | OH V _{RXD} =V _{IO} - 0.4V | | -5 | -1 | mA |
| Low-level output current | I _{OL} | V _{RXD} =0.4V; bus dominant | | 6.5 | 15 | mA |
| Temperature Protection | | | | | | |
| Shutdown temperature | T _{J(sd)} | [2] | - | 190 | - | °C |

^[1] $V_{CM(CAN)}$ is the common mode voltage of CANH and CANL.

Switching Characteristics

 $(V_{CC}=4.75V$ to 5.25V; $V_{IO}=1.7V$ to 5.25V; $T_{AMB}=$ -40°C to +125°C; $R_L=60\Omega$ unless otherwise noted. Typical values are at V_{CC} =5V; V_{IO} =3.3V and T_{AMB} = 25°C)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNIT |
|--------------------------------------|----------------------------|--|---------|-----|-----|------|
| Transceiver timing; pins CANH, CA | NL, TXD and | RXD; see Figure 1 and F | igure 5 | | | |
| Delay time from TXD to bus dominant | $t_{d(TXD-busdom)}$ | Normal mode | - | 40 | - | ns |
| Delay time from TXD to bus recessive | t _{d(TXD-busrec)} | Normal mode | - | 55 | - | ns |
| Delay time from bus dominant to RXD | $t_{d(busdom-RXD)}$ | Normal mode | - | 65 | - | ns |
| Delay time from bus recessive to RXD | t _{d(busrec-RXD)} | Normal mode | - | 85 | - | ns |
| Propagation delay from TXD to RXD | t _{PD(TXD-RXD)} | Normal mode | 50 | - | 230 | ns |
| Bit time on Bus | | $t_{bit(TXD)}$ =500ns [1] | 435 | - | 530 | ns |
| Bit time on bus | t _{bit(Bus)} | t _{bit(TXD)} =200ns [1] | 155 | | 210 | ns |
| Bit time on pin RXD | • | $t_{bit(TXD)}$ =500ns [1] | 400 | - | 550 | ns |
| Bit time on pin 100 | t _{bit(RXD)} | t _{bit(TXD)} =200ns [1] | 120 | | 220 | ns |
| | | $\Delta t_{Rec} = t_{bit(RXD)} t_{bit(Bus)}$ | | | | |
| Receiver timing symmetry | Δt_{Rec} | t _{bit(TXD)} =500ns | -65 | - | +40 | ns |
| | | t _{bit(TXD)} =200ns | -45 | _ | +15 | ns |
| TXD dominant time-out time | $t_{to(dom)TXD}$ | V _{TXD} =0V; Normal mode | 0.8 | 3 | 8 | ms |


^[1] See Figure 2.

^[2] Not tested in production; guaranteed by design.

^[3] The test circuit used to measure the bus output voltage symmetry (which includes C_{SPLIT}) is shown in Figure 6.



Pin Configuration



Pin Function Description

| Pin Number | Mnemonic | Function | | | |
|------------|-----------------|--|--|--|--|
| 1 | TXD | Transmit data input | | | |
| 2 | GND | Ground supply | | | |
| 3 | V _{cc} | Supply voltage | | | |
| 4 | RXD | Receive data output; reads out data from the bus lines | | | |
| 5 | V _{IO} | Supply voltage | | | |
| 6 | CANL | LOW-level CAN bus line | | | |
| 7 | CANH | HIGH-level CAN bus line | | | |
| 8 | S | Silent mode control input | | | |



Detail Description of Part

AZKN9145P is a high-speed CAN transceiver compliant with the ISO 11898-2:2016. The V_{IO} supply pin should be connected to supply voltage of microcontroller (see Figure 3). The V_{IO} allows the supply range from 1.7V to 5.25V of the microcontroller to adjust the I/O signal levels of the TXD, RXD, and S pins

Operation Modes

The normal and silent are two operating modes for AZKN9145P, which are selected by S pin. The detail description of the operating modes related to both bus pins and RXD pin is listed in the <u>Table 1</u>.

Normal mode

When S pin ties to logic LOW, AZKN9145P will switch to the normal mode. In the normal mode, the driver will translate the logic state of TXD to differential output of HS CAN. The data rate of driver is up to the 5Mbps with both the controlled slew rate and common mode voltage, which is Amazing's property. So that the driver performs the low common mode noise and has the low EME performance, which is evaluated by IEC 61967-4.

The normal receiver with the $\pm 40V$ common mode range operates in the normal mode, which is also Amazing's property. The normal receiver translates the differential signal of HS CAN to the digital output of RXD with data rate up to 5Mbps. The EM Immunity of normal receiver is evaluated by IEC 62132-4.

The loop delay symmetry from TXD to RXD is optimized by both driver and normal receiver in AZKN9145P.

Silent mode

When the S ties to logic HIGH, AZKN9145P will switch to the silent mode. In the silent mode, the driver is turned off. Only the receiver operates normally.

Fail-safe Protection

TXD dominant time-out function

The function of "TXD dominant time-out" prevents the failure of the hardware or software from keeping the bus in the dominate state. The failure causes the bus to be blocked all communication. The timer of "TXD dominate time-out" is started when TXD pin is set to LOW. If the time of TXD pin in the LOW state is longer than $t_{to(dom)TXD}$, the driver will be turn off to release the bus. The timer of "TXD dominate time-out" will be reset when TXD pin is set to HIGH. Therefore, the minimum data rate of 25kbps is defined by the function of "TXD dominant time-out".

Internal biasing of TXD and S input pins

The pin of TXD has an internal pull-up to V_{IO} and the pin of S has an internal pull-down to GND. These are safe-guarantee design due to one of these pins in floating condition. When TXD pin is internally pulled up, the transmitter is forced into the recessive state. When S pin is internally pulled down, AZKN9145P is forced into the normal mode. By the way, the pull-up or pull-down currents will be generated if the pins are biased to the opposite direction of the internal biasing.

Undervoltage detection on pins V_{CC} and V_{IO}

When V_{CC} drops below the V_{CC} undervoltage detection level $V_{uvd(VCC)}$ or V_{IO} drops below the V_{IO} undervoltage detection level $V_{uvd(VIO)}$, the transceiver will switch to off mode. The logic state of S and TXD pins will be ignored and the transceiver will switch off and disengage from the bus (zero load) until V_{CC} and V_{IO} have been recovered. The undervoltage detection is the protection function to avoid the abnormal operation of V_{CC} and V_{IO} power.

Overtemperature protection

When the virtual junction temperature exceeds the shutdown junction temperature, $T_{J(sd)}$, the output of the drivers will be disabled to protect AZKN9145P from burn out issue. In this state, both CANH and CANL are biased to the recessive level no matter what the logic level of TXD pin is and the receiver still remains operational. When the temperature falls below $T_{J(sd)}$, the overtemperature protection will be released. The typical $T_{J(sd)}$ is designed as 190°C under V_{CC} =5.0V.



High-Immunity Communication

High EFT coupling Immunity

AZKN9145P has high EFT coupling immunity on the bus line under the normal operation. The output of transmitter (CANH and CANL) and the output of receiver (RXD) could be recovered after next bit when the high voltage the pulse of EFT coupled to the bus line through the coupling box (CCC method), as Figure 4. So the AZKN9145P has more ability to communicate with low Bit-Error-Rate (BER) under the high noise environment.

High Protection for All Pins

±8 kV System-level ESD for CANH and CANL

AZKN9145P is embedded high voltage $\pm 42V$ TVS on the pins of CANH and CANL to achieve IEC 61000-4-2 contact $\pm 8kV$ of the system-level ESD protection. In the evaluation of system-level ESD, both CANH and CANL of AZKN9145P are zapped by ESD gun referred to GND on the evaluation board.

Basic surge protection for CANH and CANL

AZKN9145P pass $\pm 80\text{V}$ of the IEC 61000-4-5 (8/20us) with 2Ω of source impedance for directly injection. With both the surge and fault protection, AZKN9145P can efficiently prevent the EOS event in the harsh environment.


• HBM 5kV, MM 400V and CDM 800V for all pins

To achieve the high reliability and high assembly yield rate, AZKN9145P have high ESD specification of the component-level for both HBM and MM. With the high robust whole-chip ESD protection, AZKN9145P can still sustain no matter the ESD pulse comes from power pin or the I/O pins. For the IC self-discharge issue, the CDM protection level of AZKN9145P is up to ±800V.

Table 1. Operating modes

| S Pin | | Low | High | |
|-------|--------------------|-------------------------|---------------|--|
| Mode | | Normal | Silent | |
| | s pins I, CANL) | Dominant / Recessive | Recessive [1] | |
| DVD | High | Recessive | Recessive | |
| RXD | Low | Dominant | Dominant | |

[1] In Silent mode, the Silent RX is active to receive BUS signals.






Figure 2. Timing diagram for loop delay symmetry.




Figure 3. Typical application circuit for AZKN9145P with 3.3 V or 1.8 V MCU.





Figure 4. ISO 7637-2 DCC or EFT coupling test circuit for AZKN9145P.




GND




Mechanical Details


PACKAGE DIAGRAMS TOP VIEW



SIDE VIEW




END VIEW



PACKAGE DIMENSIONS

| | Millim | eters | Incl | hes |
|--------|----------|-------|-------|-------|
| Symbol | min | Max | min | max |
| Α | 1.35 | 1.75 | 0.053 | 0.069 |
| A1 | 0.10 | 0.25 | 0.004 | 0.010 |
| A2 | 1.25 | 1.55 | 0.049 | 0.061 |
| b | 0.33 | 0.51 | 0.013 | 0.020 |
| С | 0.17 | 0.26 | 0.007 | 0.010 |
| D | 4.70 | 5.10 | 0.185 | 0.201 |
| Е | 3.70 | 4.10 | 0.146 | 0.161 |
| E1 | 5.80 | 6.20 | 0.228 | 0.244 |
| е | 1.27 BSC | | 0.05 | BSC |
| L | 0.40 | 1.27 | 0.016 | 0.050 |
| θ | 0 | 8 | 0 | 8 |

MARKING CODE



K9145P = Device Code

WW = Date Code; XX = Control Code

G = Green Part Indication

| Part Number | Marking Code |
|---------------|-----------------|
| AZKN9145P.RDG | K9145P WWXXG |



Ordering Information

| PN# | Material | Туре | Reel size | MOQ | MOQ/internal box | MOQ/carton |
|---------------|----------|------|-----------|------------|------------------|------------------------|
| AZKN9145P.RDG | Green | T/R | 13 inch | 2,500/reel | 1 reel=2,500/box | 5 boxes =12,500/carton |

Revision History

| Revision Date | Modification Description |
|---------------|--------------------------|
| 2023/08/31 | Formal Release. |
| | |
| | |