

Features

- ESD Protect for Transition Minimized Differential Signaling (TMDS) channels
- \bullet Protects four I/O lines and one V_{DD} line
- Provide ESD protection for each channel to IEC 61000-4-2,(ESD) ±15kV (air), ±8kV (contact)
- For below 5V operating voltage
- Ultra low capacitance : 0.55pF typical
- 0.04pF matching capacitance between the TMDS intra-pair
- Fast turn-on and Low clamping voltage
- Array of surge rated diodes with internal equivalent TVS diode
- Simplified layout for HDMI connectors
- Solid-state silicon-avalanche and active circuit triggering technology
- Back-drive protection for power-down mode
- Lead-free version available
- Green part available

Applications

- High Definition Multi-Media Interface (HDMI) 1.3 version
- DisplayPort interface
- SATA and eSATA interface
- Digital Visual Interface (DVI)
- USB2.0 up to 480Mb/s
- IEEE 1394 up to 3.2 Gb/s
- Ethernet port: 10/100/1000 Mb/s
- Desktop and Notebooks PCs



- Consumer Electronics
- Set Top Box
- DVDRW Players
- Graphics Cards

Description

AZ1045-04QU is a design which includes surge rated diode arrays to protect high speed data interfaces. The AZ1045-04QU has been specifically designed to protect sensitive components which are connected to data and transmission lines from over-voltage caused by Electrostatic Discharging (ESD).

AZ1045-04QU is a unique design which includes surge rated, ultra low capacitance steering diodes and a unique design of clamping cell which is an equivalent TVS diode in a single package. During transient conditions, the steering diodes direct the transient to either the power supply line or to ground line. The internal unique design of clamping cell prevents over-voltage on the power line, protecting any downstream components. Besides, there is a back-drive protection design in AZ1045-04QU for power-down mode operation.

AZ1045-04QU may be used to meet the ESD immunity requirements of IEC 61000-4-2, Level 4 (\pm 15kV air, \pm 8kV contact discharge).



1



SPECIFICATIONS

ABSOLUTE MAXIMUM RATINGS				
PARAMETER	PARAMETER	RATING	UNITS	
Operating Supply Voltage (VDD-GND)	V _{DC}	6	V	
ESD per IEC 61000-4-2 (Air) (I/O pins)				
ESD per IEC 61000-4-2 (Contact) (I/O pins)	V ESD_IO	12	ĸv	
ESD per IEC 61000-4-2 (Air) (VDD, GND pins)	V	30		
ESD per IEC 61000-4-2 (Contact) (VDD, GND pins)	V ESD_PW	30	ĸv	
Lead Soldering Temperature	T _{so∟}	260 (10 sec.)	°C	
Operating Temperature	T _{OP}	-55 to +85	°C	
Storage Temperature	T _{sto}	-55 to +150	°C	
DC Voltage et env 1/0 pin	V	(GND – 0.5) to	v	
	¥ IO	(VDD + 0.5)	v	

ELECTRICAL CHARACTERISTICS						
PARAMETER	SYMBOL	YMBOL CONDITIONS		TYP	MAX	UNITS
Reverse Stand-Off Voltage	V _{RWM}	Pin 3 to pin 8, T=25 °C			5	V
Reverse Leakage Current	I _{Leak}	$V_{RWM} = 5V, T=25 ^{\circ}C, Pin 3 to pin 8$			5	μA
Channel Leakage Current	I _{CH-Leak}	V _{Pin 3} = 5V, V _{Pin 8} = 0V, T=25 °C			1	μA
Reverse Breakdown Voltage	V _{BV}	I_{BV} = 1mA, T=25 °C, Pin 3 to Pin 8	6		9	V
Forward Voltage	V _F	I _F = 15mA, T=25 °C, Pin 8 to Pin 3		0.8	1	V
ESD Clamping Voltage –I/O	V _{clamp_io}	IEC 61000-4-2 +6kV,T=25 °C,Contact mode, Any Channel pin to Ground		12.5		V
ESD Clamping Voltage –VDD	V_{clamp_VDD}	IEC 61000-4-2 +6kV, T=25 °C, Contact mode, VDD pin to Ground		9.5		V
ESD Dynamic Turn-on Resistance –I/O	R _{dynamic_io}	IEC 61000-4-2, 0~+6kV,T=25 °C, Contact mode,Any Channel pin to Ground		0.33		Ω
ESD Dynamic Turn-on Resistance –VDD	R _{dynamic_VDD}	IEC 61000-4-2, 0~+6kV, T=25 °C, Contact mode, VDD pin to Ground		0.16		Ω
Channel Input Capacitance -1	C _{IN-1}	V _{pin3} = 5 V ,V _{pin8} = 0V, V _{IN} = 2.5 V ,f = 1MHz, T=25 °C, Any Channel pin to Ground		0.55	0.65	pF
Channel Input Capacitance - 2	C _{IN-2}	V _{pin3} = floated, V _{pin8} = 0V, V _{IN} = 2.5V, f = 1MHz, T=25 °C, Any Channel pin to Ground		0.7	0.8	pF
Channel to Channel Input Capacitance -1	C _{CROSS-1}	V _{pin3} = 5V, V _{pin8} = 0V, V _{IN} = 2.5V , f = 1MHz, T=25 °C , Between Channel pins		0.08	0.09	pF
Channel to Channel Input Capacitance -2	C _{CROSS-2}	V _{pin3} = floated, V _{pin8} = 0V, V _{IN} = 2.5V, f = 1MHz, T=25 °C , Between Channel pins		0.1	0.11	pF
Variation of Channel Input Capacitance -1	∆C _{IN-1}	$V_{pin3} = 5V$, $V_{pin8} = 0V$, $V_{IN} = 2.5V$, f = 1MHz, T=25 °C , Channel_x pin to Ground - Channel_y pin to Ground		0.04	0.06	pF
Variation of Channel Input Capacitance -2	∆C _{IN-2}	V _{pin3} = floated, V _{pin8} = 0V, V _{IN} = 2.5V, f = 1MHz, T=25 °C , Channel_x pin to Ground - Channel_y pin to Ground		0.05	0.08	pF



Typical Characteristics





3









Applications Information

A. Design Considerations

The ESD protection scheme for system I/O connector is shown in the Fig. 1. In Fig. 1, the diodes D1 and D2 are general used to protect data line from ESD stress pulse. The diode D3 is a back-drive protection design, which blocks the DC back-drive current when the potential of I/O pin is greater than that of VDD pin. If the power-rail ESD clamping circuit is not placed between VDD and GND rails, the positive pulse ESD current (I_{ESD1}) will pass through the ESD current path1. Thus, the ESD clamping voltage V_{CL} of data line can be described as follow:

Where L_1 is the parasitic inductance of data line, and L_2 is the parasitic inductance of VDD rail.

An ESD current pulse can rise from zero to its peak value in a very short time. As an example, a level 4 contact discharge per the IEC61000-4-2 standard results in a current pulse that rises from zero to 30A in 1ns. Here $d(I_{ESD1})/dt$ can be approximated by $\Delta I_{ESD1}/\Delta t$, or 30/(1x10⁻⁹). So just 10nH of total parasitic inductance (L₁ and L₂ combined) will lead to over 300V increment in V_{cL}! Besides, the ESD pulse current which is directed into the VDD rail may potentially damage any components that are attached to that rail. Moreover, it is common for the forward voltage drop of discrete diodes to exceed the damage threshold of the protected IC. This is due to the relatively small junction area of typical discrete components. Of course, the discrete diode is also possible to be destroyed due to its power dissipation capability is exceeded.

AZ1045-04QU The has an integrated power-rail ESD clamped circuit between VDD and GND rails. It can successfully overcome previous disadvantages. During an ESD event, the positive ESD pulse current (I_{ESD2}) will be directed through the integrated power-rail ESD clamped circuit to GND rail (ESD current path2). The clamping voltage V_{CL} on the data line is small and protected IC will not be damaged because power-rail ESD clamped circuit offer a low impedance path to discharge ESD pulse current.



Fig. 1 Application of positive ESD pulse between data line and GND rail.



B. Device Connection

The AZ1045-04QU is designed to protect four data lines and power rails from transient over-voltage (such as ESD stress pulse). The device connection of AZ1045-04QU is shown in the Fig. 2. In Fig. 2, the four protected data lines are connected to the ESD protection pins (pin1, pin2, pin4, and pin5) of AZ1045-04QU. The ground pin (pin8) of AZ1045-04QU is a negative reference pin. This pin should be directly connected to the GND rail of PCB (Printed Circuit Board). To get minimum parasitic inductance, the path length should keep as short as possible. In addition, the power pin (pin 3) of AZ1045-04QU is a positive reference pin. This pin should directly connect to the VDD rail of PCB., then the VDD rail also can be protected by the power-rail ESD clamped (not shown) circuit of

AZ1045-04QU.

AZ1045-04QU can provide protection for 4 I/O signal lines simultaneously. If the number of I/O signal lines is less than 4, the unused I/O pins can be simply left as NC pins.

In some cases, systems are not allowed to be reset or restart after the ESD stress directly applying at the I/O-port connector. Under this situation, in order to enhance the sustainable ESD Level, a 0.1μ F chip capacitor can be added between the VDD and GND rails. The place of this chip capacitor should be as close as possible to the AZ1045-04QU.

In some cases, there isn't power rail presented on the PCB. Under this situation, the power pin (pin 3) of AZ1045-04QU can be left as floating. The protection will not be affected, only the load capacitance of I/O pins will be slightly increased. Fig. 3 shows the detail connection.











C. Application

AZ1045-04QU is designed for protecting high speed I/O ports from over-voltage caused by Electrostatic Discharging (ESD). Thus, a lot of kinds of high speed I/O ports can be the applications of AZ1045-04QU, especially, the HDMI port.

HDMI Protection for High and Low speed signals

The HDMI Compliance Test Specification (CTS) requires sink (receiver) ports maintain a differential impedance of 100 Ohms +/- 15%.

ESD protection devices have an inherent junction capacitance. Even a small amount of added capacitance on an HDMI port will cause the impedance of the differential pair to drop. Thus, some form of compensation to the layout will be required to bring the differential pairs back within the required 100 Ohm +/- 15% range. The higher the added capacitance, the more extreme the modifications will need to be. If the added capacitance is too high, compensation may not even be possible. The AZ1045-04QU presents **0.55pF** capacitance to each differential signal while being rated to handle >8kV ESD contact discharges (>15kV air discharge) as outlined in IEC 61000-4-2. Therefore, it is possible to make none or minor adjustment to the board layout

parameters to compensate for the added capacitance of the AZ1045-04QU. Figure 4 shows how to implement the AZ1045-04QU in an HDMI application.

The AZ1045-04QU is designed for allowing the traces to run straight through the device to simplify the PCB layout. As shown in Figure 4, the best way to design the PCB trace is using the flow through layout. The solid line represents the PCB trace. Note that the PCB traces are used to connect the pin pairs for each line (pin 1 to pin 10, pin 2 to pin 9, pin 4 to pin 7, pin 5 to pin 6). For example, line 1 enters at pin 1 and exits at Pin 10 and the PCB trace connects pin 1 and 10 together. Lines 2, 3, and 4 have the same way of connection. The ground pin (pin8) of AZ1045-04QU is a negative reference pin. This pin should be directly connected to the GND plane of PCB. To get minimum parasitic inductance, the path length should keep as short as possible. In addition, the power pin (pin 3) of AZ1045-04QU is a positive reference pin. This pin should directly connect to the VDD plane of PCB. In Figure 4, the none-TMDS signals, DDC CLK, DDC_DAT, CE REMOTE, and HOTPLUG_DET, can be protected with another low cost part, e.g., AZC099-04S.







PACKAGE OUTLINE







Symbol	Millimeters		Inc	hes
Symbol	min	max	min	max
Α	0.8	1.2	0.031	0.047
A1	0	0.2	0	0.008
A2	0.75	0.97	0.03	0.038
b	0.15	0.3	0.006	0.012
С	0.13	0.23	0.005	0.009
D	2.9	3.1	0.114	0.122
е	0.5 BSC		0.02	BSC
Е	4.7	5.1	0.185	0.201
E1	2.9	3.1	0.114	0.122
L	0.4	0.7	0.016	0.028
θ	0 °	8 °	0 °	8 °
L1	0.85	1.05	0.033	0.041

PACKAGE DIMENSIONS

NOTE

- 1. PACKAGE BODY SIZES EXCLUDE MOLD FLASH AND GATE BURRS
- 2. DIMENSION L IS MEASURED IN GAGE PLANE

3. TOLERANCE 0.10 mm UNLESS OTHERWISE SPECIFIED

4. CONTROLLING DIMENSION IS MILLIMETER. CONVERTED INCH DIMENSIONS ARE NOT NECESSARILY EXACT.



LAND LAYOUT



Dimensions			
Index	Millimeter	Inches	
Α	4.10	0.161	
В	2.50	0.098	
С	0.50	0.020	
D	0.30	0.011	
E	1.60	0.063	
F	5.70	0.224	

Notes:

This LAND LAYOUT is for reference purposes only. Please consult your manufacturing partners to ensure your company's PCB design guidelines are met.

MARKING CODE



1045QU = Device Code YW = Date Code XX = Control Code Z= "G" means Green Part "empty" means Rohs Part

Part Number	Marking Code
AZ1045-04QU	1045QU
(Rohs part)	YWXX
AZ1045-04QU	1045QU
(Green Part)	YWXXG

Ordering Information

PN#	Material	Туре	Reel size	MOQ/interal box	MOQ/carton
AZ1045-04QU.RDG	Green	T/R	13 inch	1 reel= 3,000/box	5 box =15,000/carton

9



Revision History

Revision	Modification Description		
Revision 2007/07/05	Original Release.		
Revision 2007/12/18	1. Add application for "DisplayPort" and "SATA"		
	2. Update "For HDMI Transceiver Port" to "For High Speed I/O Port"		
	in headline		
Revision 2008/09/29	1. Update the marking rule.		
	2. Add marking code for the Green part.		
Revision 2008/12/26	Update the PACKAGE DIMENSIONS.		
Revision 2011/06/18	1. Update the Company Logo.		
	2. Add the Ordering Information.		
Revision 2012/11/21	In Marking Code, add "control code" definition.		