



Features

- ESD/Surge protection for one line with uni-direction
- Provide transient protection for each line to **IEC 61000-4-2 (ESD) $\pm 30\text{kV}$ (air/contact)**
IEC 61000-4-5 (Lightning) 30A (8/20 μs)
- Suitable for, **15V and below**, operating voltage applications
- Small package saves board space
- Protect one I/O line or one power line
- Fast turn-on and low clamping voltage
- Solid-state silicon-avalanche and active circuit triggering technology
- **Green part**
- **AEC-Q101 qualified**

Applications

- Power supply protection
- Automotive application
- Industrial application
- Portable devices
- Panel module
- Cellular handsets and accessories
- Peripherals

Description


AZ9415-01G is a design which includes a uni-directional ESD rated clamping cell to protect one power line, or one control line, or one low-speed data line in an electronic system. The AZ9415-01G has been specifically designed to protect sensitive components which are connected to power and control lines from

over-voltage damage caused by Electrostatic Discharging (ESD), Lightning, and Cable Discharge Event (CDE).

AZ9415-01G is a unique design which includes proprietary clamping cell in a single package. During transient conditions, the proprietary clamping cell prevents over-voltage on the power line, control line or data line, protecting any downstream components.

AZ9415-01G may be used to meet the ESD immunity requirements of IEC 61000-4-2, Level 4 ($\pm 15\text{kV}$ air, $\pm 8\text{kV}$ contact discharge).

Circuit Diagram / Pin Configuration





SPECIFICATIONS

ABSOLUTE MAXIMUM RATINGS			
PARAMETER	SYMBOL	RATING	UNIT
Peak Pulse Current (tp =8/20μs)	I _{PP}	30	A
Operating Voltage (pin-1 to pin-2)	V _{DC}	16.5	V
ESD per IEC 61000-4-2 (Air)	V _{ESD-1}	±30	kV
ESD per IEC 61000-4-2 (Contact)	V _{ESD-2}	±30	
Lead Soldering Temperature	T _{SOL}	260 (10 sec.)	°C
Operating Temperature	T _{OP}	-55 to +125	°C
Storage Temperature	T _{STO}	-55 to +150	°C


ELECTRICAL CHARACTERISTICS						
PARAMETER	SYMBOL	CONDITION	MIN	TYP	MAX	UNIT
Reverse Stand-Off Voltage	V _{RWM}	Pin-1 to pin-2, T=25°C.			15	V
Reverse Leakage Current	I _{Leak}	V _{RWM} = 15V, T=25°C, pin-1 to pin-2.			1	μA
Reverse Breakdown Voltage	V _{BV}	I _{BV} = 1mA, T=25°C, pin-1 to pin-2.	16.7		19.7	V
Forward Voltage	V _F	I _F = 15mA, T=25°C, pin-2 to pin-1.	0.4		1.2	V
Surge Clamping Voltage	V _{CL-surge}	I _{PP} =5A, tp=8/20μs, T=25°C, pin-1 to pin-2.		18		V
ESD Clamping Voltage (Note 1)	V _{CL-ESD}	IEC 61000-4-2 +8kV (I _{TLP} = 16A), contact mode, T=25°C, pin-1 to pin-2.		19		V
ESD Dynamic Turn-on Resistance	R _{dynamic}	IEC 61000-4-2 0~+8kV, T=25°C, contact mode, pin-1 to pin-2.		0.08		Ω
Channel Input Capacitance	C _{IN}	V _{IN} = 0V, f = 1MHz, T=25°C, pin-1 to pin-2.		600	660	pF

Note 1: ESD Clamping Voltage was measured by Transmission Line Pulsing (TLP) System.


TLP conditions: Z₀= 50Ω, t_p= 100ns, t_r= 1ns.

Typical Characteristics


Reverse Clamping Voltage vs. Peak Pulse Current




Forward Clamping Voltage vs. Peak Pulse Current



Transmission Line Pulsing (TLP) Measurement



Typical Variation of C_{IN} vs. V_{IN}



Applications Information

The AZ9415-01G is designed to protect one line against system ESD/Lightning pulses by clamping them to an acceptable reference.

The usage of the AZ9415-01G is shown in Fig. 1. Protected lines, such as data lines, control lines, or power lines, are connected at pin 1. The pin 2 should be connected directly to a ground plane on the board. All path lengths connected to the pins of AZ9415-01G should be kept as short as possible to minimize parasitic inductance in the board traces.

In order to obtain enough suppression of ESD induced transient, a good circuit board is critical. Thus, the following guidelines are recommended:

- Minimize the path length between the protected lines and the AZ9415-01G.
- Place the AZ9415-01G near the input terminals or connectors to restrict transient coupling.
- The ESD current return path to ground should be kept as short as possible.
- Use ground planes whenever possible.
- NEVER route critical signals near board edges and near the lines which the ESD transient easily injects to.





Fig. 1 ESD protection scheme by using AZ9415-01G.

Mechanical Details

SOD123-2L


PACKAGE DIAGRAMS



PACKAGE DIMENSIONS

SYMBOL	MILLIMETERS	
	MIN.	MAX.
A	1.05	1.25
A1	0.00	0.10
A2	1.05	1.15
b	0.45	0.65
c	0.08	0.15
D	1.50	1.70
E	2.60	2.80
E1	3.55	3.85
L	0.50 REF	
L1	0.25	0.45
θ	0	8


LAND LAYOUT



Notes:

This LAND LAYOUT is for reference purposes only. Please consult your manufacturing partners to ensure your company's PCB design guidelines are met.

MARKING CODE



f = Device Code
X = Date Code

Part Number	Marking Code
AZ9415-01G.R7G (Green Part)	fX

Note : Green means Pb-free, RoHS, and Halogen free compliant.

Ordering Information

PN#	Material	Type	Reel size	MOQ	MOQ/internal box	MOQ/carton
AZ9415-01G.R7G	Green	T/R	7 inch	3,000/reel	4 reels= 12,000/box	6 boxes= 72,000/carton

Revision History

Revision	Modification Description
Revision 2019/10/04	Formal Release.