



## Features

- ESD protect for 4 high-speed I/O channels
- Provide transient protection for each channel to  
IEC 61000-4-2 (ESD)  $\pm 30\text{kV}$  (air / contact)  
IEC 61000-4-5 (Lightning) 15A (8/20 $\mu\text{s}$ ) for any I/O-to-GND  
IEC 61000-4-5 (Lightning) 30A (8/20 $\mu\text{s}$ ) for VDD-to-GND
- Complies with the following standards  
ISO 10605:C=150pF,R=330 $\Omega$ ,  $\pm 30\text{kV}$  (air / contact)  
ISO 10605:C=330pF,R=330 $\Omega$ ,  $\pm 30\text{kV}$  (air / contact)  
ISO 10605:C=150pF,R=2000 $\Omega$ ,  $\pm 30\text{kV}$  (air / contact)  
ISO 10605:C=330pF,R=2000 $\Omega$ ,  $\pm 30\text{kV}$  (air / contact)
- For low operating voltage applications: 3.3V, maximum
- Low capacitance : 2.1pF typical
- Fast turn-on and low clamping voltage
- Array of surge rated diodes with internal equivalent TVS diode
- Small package saves board space
- Solid-state silicon-avalanche and active circuit triggering technology
- **Green part**
- **AEC-Q101 qualified**

## Applications

- Automotive application
- Notebook and PC Computers
- LAN application
- Handheld electronics
- Monitors and Flat Panel Displays
- Power and data lines protection
- Video lines protection


## Description

AZ9153-04S is a high performance design which includes surge rated diode arrays to protect high-speed data interfaces. The AZ9153-04S family has been specifically designed to protect sensitive components, which are connected to data and transmission lines, from over-voltage caused by Electrostatic Discharging (ESD) and Lightning.


AZ9153-04S is a unique design which includes surge rated, low capacitance steering diodes and a unique design of clamping cell which is an equivalent TVS diode in a single package. During transient conditions, the steering diodes direct the transient to either the power supply line or to the ground line. The internal unique design of clamping cell prevents over-voltage on the power line, protecting any downstream components.

AZ9153-04S may be used to meet the ESD immunity requirements of IEC 61000-4-2, Level 4 ( $\pm 15\text{kV}$  air,  $\pm 8\text{kV}$  contact discharge).

### Circuit Diagram



### Pin Configuration





## SPECIFICATIONS






ABSOLUTE MAXIMUM RATINGS			
PARAMETER	SYMBOL	RATING	UNITS
Peak Pulse Current (tp =8/20μs, any I/O-to-GND)	I <sub>PP</sub>	15	A
Peak Pulse Current (tp =8/20μs, VDD-to-GND)	I <sub>PP</sub>	30	A
Operating Supply Voltage (VDD-GND)	V <sub>DC</sub>	3.6	V
ESD per IEC 61000-4-2 (Air / Contact)	V <sub>ESD</sub>	30	kV
Lead Soldering Temperature	T <sub>SOL</sub>	260 (10 sec.)	°C
Operating Temperature	T <sub>OP</sub>	-55 to +150	°C
Storage Temperature	T <sub>STO</sub>	-55 to +150	°C

ELECTRICAL CHARACTERISTICS						
PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Reverse Stand-Off Voltage	V <sub>RWM</sub>	Pin 5 to pin 2, T=25 °C			3.3	V
Reverse Leakage Current	I <sub>Leak</sub>	V <sub>RWM</sub> = 3.3V, T=25 °C, Pin 5 to pin 2			5	μA
Channel Leakage Current	I <sub>CH-Leak</sub>	V <sub>Pin5</sub> = 3.3V, V <sub>Pin2</sub> = 0V, T=25 °C			1	μA
Reverse Breakdown Voltage	V <sub>BV</sub>	I <sub>BV</sub> = 1mA, T=25 °C, Pin 5 to Pin 2	4.5		7.0	V
Forward Voltage	V <sub>F</sub>	I <sub>F</sub> = 15mA, T=25 °C, Pin 2 to Pin 5		0.8	1.2	V
ESD Clamping Voltage –I/O (Note 1)	V <sub>clamp_io</sub>	IEC 61000-4-2 +8kV (I <sub>TLP</sub> = 16A), T=25 °C, Contact mode, any I/O pin to Ground		7.5		V
ESD Clamping Voltage –VDD (Note 1)	V <sub>clamp_VDD</sub>	IEC 61000-4-2 +8kV (I <sub>TLP</sub> = 16A), T=25 °C, Contact mode, VDD pin to Ground		5.8		V
ESD Dynamic Turn on Resistance –I/O	R <sub>dynamic_io</sub>	IEC 61000-4-2, 0~+8kV, T=25 °C, Contact mode, any I/O pin to Ground		0.15		Ω
ESD Dynamic Turn on Resistance –VDD	R <sub>dynamic_VDD</sub>	IEC 61000-4-2, 0~+8kV, T=25 °C, Contact mode, VDD pin to Ground		0.07		Ω
Lightning Clamping Voltage	V <sub>lightning_io</sub>	I <sub>PP</sub> =15A, tp=8/20μs, T=25 °C Any I/O pin to Ground		8.5		V
Lightning Clamping Voltage	V <sub>lightning_VDD</sub>	I <sub>PP</sub> =30A, tp=8/20μs, T=25 °C VDD pin to Ground		8		V
Channel Input Capacitance -1	C <sub>IN-1</sub>	V <sub>pin5</sub> =3.3V, V <sub>pin2</sub> =0V, V <sub>IN</sub> =1.65V, f=1MHz, T=25 °C, Any Channel pin to Ground		2.1	2.5	pF
Channel Input Capacitance - 2	C <sub>IN-2</sub>	V <sub>pin5</sub> =floated, V <sub>pin2</sub> =0V, V <sub>IN</sub> =1.65V, f=1MHz, T=25°C, Any Channel pin to Ground		2.4	3.0	pF

Note 1: ESD Clamping Voltage was measured by Transmission Line Pulsing (TLP) System.

TLP conditions: Z<sub>0</sub>= 50Ω, t<sub>p</sub>= 100ns, t<sub>r</sub>= 1ns.

## Typical Characteristics



## Applications Information

### A. Design Considerations

The ESD protection scheme for the system I/O connector is shown in the Fig. 1. In Fig. 1, the diodes D1 and D2 are generally used to protect data line from ESD stress pulse. If the power-rail ESD clamping circuit is not placed between VDD and GND rails, the positive pulse ESD current ( $I_{ESD1}$ ) will pass through the ESD current path1. Thus, the ESD clamping voltage  $V_{CL}$  of the data line can be described as follow :

$$V_{CL} = \text{Fwd voltage drop of D1} + \text{supply voltage of VDD rail} + L_1 \times d(I_{ESD1})/dt + L_2 \times d(I_{ESD1})/dt$$

Where  $L_1$  is the parasitic inductance of data line, and  $L_2$  is the parasitic inductance of VDD rail.

An ESD current pulse can rise from zero to its peak value in a very short time. As an example, a level 4 contact discharge per the IEC61000-4-2 standard results in a current pulse that rises from zero to 30A in 1ns. Here  $d(I_{ESD1})/dt$  can be approximated by  $\Delta I_{ESD1}/\Delta t$ , or  $30/(1 \times 10^{-9})$ . So

just 10nH of total parasitic inductance ( $L_1$  and  $L_2$  combined) will lead to over 300V increment in  $V_{CL}$ ! Besides, the ESD pulse current which is directed into the VDD rail may potentially damage any components that are attached to that rail. Moreover, it is common for the forward voltage drop of discrete diodes to exceed the damage threshold of the protected IC. This is due to the relatively small junction area of typical discrete components. Of course, the discrete diode is also possible to be destroyed due to its power dissipation capability is exceeded.

The AZ9153-04S has an integrated power-rail ESD clamped circuit between VDD and GND rails. It can successfully overcome previous disadvantages. During an ESD event, the positive ESD pulse current ( $I_{ESD2}$ ) will be directed through the integrated power-rail ESD clamped circuit to GND rail (ESD current path2). The clamping voltage  $V_{CL}$  on the data line is small and protected IC will not be damaged because power-rail ESD clamped circuit offer a low impedance path to discharge ESD pulse current.




Fig. 1 Application of positive ESD pulse between data line and GND rail.




## B. Device Connection

The AZ9153-04S is designed to protect four data lines and power rails from transient over-voltage (such as ESD stress pulse). The device connection of AZ9153-04S is shown in the Fig. 2. In Fig. 2, the four protected data lines are connected to the ESD protection pins (pin1, pin3, pin4, and pin6) of AZ9153-04S. The ground pin (pin2) of AZ9153-04S is a negative reference pin. This pin should be directly connected to the GND rail of PCB (Printed Circuit Board). To get minimum parasitic inductance, the path length should keep as short as possible. In addition, the power pin (pin 5) of AZ9153-04S is a positive reference pin. This pin should directly connect to the VDD rail of PCB., then the VDD rail also can be protected by the power-rail ESD clamped circuit (not shown) of AZ9153-04S.


AZ9153-04S can provide protection for 4 I/O signal lines simultaneously. If the number of I/O signal lines is less than 4, the unused I/O pins can be simply left as NC pins.

In some cases, systems are not allowed to be reset or restart after the ESD stress directly applying at the I/O-port connector. Under this situation, in order to enhance the sustainable ESD Level, a 0.1 $\mu$ F chip capacitor can be added between the VDD and GND rails. The place of this chip capacitor should be as close as possible to the AZ9153-04S.

In some cases, there isn't power rail presented on the PCB. Under this situation, the power pin (pin 5) of AZ9153-04S can be left as floated. The protection will not be affected, only the load capacitance of I/O pins will be slightly increased. Fig. 3 shows the detail connection.



**Fig. 2** Data lines and power rails connection of AZ9153-04S.



**Fig. 3** Data lines and power rails connection of AZ9153-04S. VDD pin is left as floating when no power rail presented on the PCB.




## Mechanical Details


### SOT23-6L

#### PACKAGE DIAGRAMS


TOP VIEW



SIDE VIEW



END VIEW




#### PACKAGE DIMENSIONS

Symbol	Millimeters	
	MIN.	MAX.
A	--	1.25
A1	0.00	0.10
A2	0.90	1.20
b	0.30	0.50
c	0.08	0.21
D	2.72	3.12
E	1.40	1.80
E1	2.60	3.00
e	0.95BSC	
e1	1.90BSC	
L1	0.30	0.60
L	0.70REF	
L2	0.25BSC	
θ	0	8

#### Notes:

- This dimension complies with JEDEC outline standard MO-178 Variation AB.
- Dimensioning and tolerancing per ASME Y14.5M-1994.
- All dimensions are in millimeters.

## LAND LAYOUT




Dimensions		
Index	Millimeter	Inches
A	0.60	0.024
B	1.10	0.043
C	0.95	0.037
D	2.50	0.098
E	1.40	0.055
F	3.60	0.141

### Notes:

This LAND LAYOUT is for reference purposes only. Please consult your manufacturing partners to ensure your company's PCB design guidelines are met.

## MARKING CODE



Part Number	Marking Code
AZ9153-04S.R7G (Green Part)	915XY

Note : Green means Pb-free, RoHS, and Halogen free compliant.

915 = Device Code  
X = Date Code  
Y = Control Code

## Ordering Information

PN#	Material	Type	Reel size	MOQ	MOQ/internal box	MOQ/carton
AZ9153-04S.R7G	Green	T/R	7 inch	3,000/reel	4 reels=12,000/box	6 boxes=72,000/carton



### Revision History

Revision	Modification Description
Revision 2017/10/03	Formal Release.