

Features

- ESD protection for 1 line with uni-direction
- Provide transient protection for the protected line to
 - IEC 61000-4-2 (ESD) $\pm 30\text{kV}$ (air/contact)
 - IEC 61000-4-4 (EFT) 80A (5/50ns)
 - IEC 61000-4-5 (Lightning) 13A (8/20 μs)
- For low operating voltage applications: **2.1V**
- **0402 small DFN package** saves board space
- Protect one I/O line or one power line
- Fast turn-on and low clamping voltage
- Solid-state silicon-avalanche and active circuit triggering technology
- **Green part**

Applications

- Mobile Phones
- OLED displays
- Data and control lines protection
- Power line protection
- Hand held portable applications
- Computer interfaces protection


Description

AZ6121-01F is a design which includes a uni-directional surge rated clamping cell to protect one power line, or one control line, or one low-speed data line in an electronic system. The AZ6121-01F has been specifically designed to protect sensitive components which are connected to power and control lines from over-voltage caused by Electrostatic Discharging (ESD), Electrical Fast Transients (EFT), and Lightning.

AZ6121-01F is a unique design which includes proprietary clamping cell in a single package. During transient conditions, the proprietary clamping cell prevents over-voltage on the power line or control/data lines, protecting any downstream components.

AZ6121-01F may be used to meet the ESD immunity requirements of IEC 61000-4-2, Level 4 ($\pm 15\text{kV}$ air, $\pm 8\text{kV}$ contact discharge).

Circuit Diagram / Pin Configuration











SPECIFICATIONS

ABSOLUTE MAXIMUM RATINGS ($T_A=25^\circ\text{C}$, unless otherwise specified)			
PARAMETER	SYMBOL	RATING	UNIT
Peak Pulse Power ($t_p=8/20\mu\text{s}$)	P_{PP}	70	W
Peak Pulse Current ($t_p=8/20\mu\text{s}$)	I_{PP}	13	A
ESD per IEC 61000-4-2 (Air)	V_{ESD-1}	± 30	kV
ESD per IEC 61000-4-2 (Contact)	V_{ESD-2}	± 30	kV
Lead Soldering Temperature	T_{SOL}	260 (10 sec.)	$^\circ\text{C}$
Operating Temperature	T_{OP}	-55 to +85	$^\circ\text{C}$
Storage Temperature	T_{STO}	-55 to +150	$^\circ\text{C}$

Electrical Characteristics						
PARAMETER	SYMBOL	CONDITION	MIN	TYP	MAX	UNIT
Reverse Stand-Off Voltage	V_{RWM}	Pin-1 to pin-2, $T = 25^\circ\text{C}$.			2.1	V
Reverse Leakage Current	I_{Leak}	$V_{RWM} = 2.1\text{V}$, $T = 25^\circ\text{C}$, pin-1 to pin-2.			0.05	μA
Reverse Breakdown Voltage	V_{BV}	$I_{BV} = 10\text{mA}$, $T = 25^\circ\text{C}$, pin-1 to pin-2.	2.2		3.6	V
Forward Voltage	V_F	$I_F = 15\text{mA}$, $T = 25^\circ\text{C}$, pin-2 to pin-1.	0.6		1.2	V
Surge Clamping Voltage	$V_{CL-surge}$	$I_{PP} = 13\text{A}$, $T = 25^\circ\text{C}$, pin-1 to pin-2.		4.3		V
ESD Clamping Voltage (Note 1)	V_{clamp}	IEC 61000-4-2 +8kV ($I_{TLP} = 16\text{A}$), $T = 25^\circ\text{C}$, Contact mode, pin-1 to pin-2.		4.4		V
ESD Dynamic Turn-on Resistance	$R_{dynamic}$	IEC 61000-4-2, 0~+8kV, Contact mode, $T = 25^\circ\text{C}$, pin-1 to pin-2.		0.08		Ω
Channel Input Capacitance	C_{IN}	$V_R = 0\text{V}$, $f = 1\text{MHz}$, pin-1 to pin-2, $T = 25^\circ\text{C}$.		36	100	pF

Note 1: ESD Clamping Voltage was measured by Transmission Line Pulsing (TLP) System.
TLP conditions: $Z_0 = 50\Omega$, $t_p = 100\text{ns}$, $t_r = 1\text{ns}$.

Typical Characteristics





Applications Information

The AZ6121-01F is designed to protect one line against system ESD / EFT / Lightning pulses by clamping it to an acceptable reference.

The usage of the AZ6121-01F is shown in Fig. 1. Protected lines, such as data lines, control lines, or power lines, are connected to pin 1. The pin 2 should be connected directly to a ground plane on the board. All path lengths connected to the pins of AZ6121-01F should be kept as short as possible to minimize parasitic inductance in the board traces.

In order to obtain enough suppression of ESD induced transient, a good circuit board is critical.

Thus, the following guidelines are recommended:

- Minimize the path length between the protected lines and the AZ6121-01F.
- Place the AZ6121-01F near the input terminals or connectors to restrict transient coupling.
- The ESD current return path to ground should be kept as short as possible.
- Use ground planes whenever possible.
- NEVER route critical signals near board edges and near the lines which the ESD transient easily injects to.





Fig. 1

Mechanical Details


DFN1006P2Z PACKAGE DIAGRAMS



Symbol	Millimeters			Inches		
	MIN	NOM	MAX	MIN	NOM	MAX
E	0.95	1.00	1.05	0.037	0.039	0.041
D	0.55	0.60	0.65	0.022	0.024	0.026
A	-	0.40	0.43	-	0.015	0.017
A1	0.00	0.02	0.05	0.000	0.001	0.002
L	0.20	0.25	0.30	0.008	0.010	0.012
C	0.45	0.50	0.55	0.018	0.020	0.022
e	0.65 BSC			0.026 BSC		

LAND LAYOUT


Unit: mm



Notes:

This LAND LAYOUT is for reference purposes only. Please consult your manufacturing partners to ensure your company's PCB design guidelines are met.

MARKING CODE



Top View

X = Device Code

Part Number	Marking Code
AZ6121-01F.R7GR (Green Part)	X

Note. Green means Pb-free, RoHS, and Halogen free compliant.



Ordering Information

PN#	Material	Type	Reel size	MOQ	MOQ/internal box	MOQ/carton
AZ6121-01F.R7GR	Green	T/R	7 inch	12,000/reel	4 reels = 48,000/box	6 boxes = 288,000/carton

Revision History

Revision	Modification Description
Revision 2022/03/17	Formal release.